深圳奇冠电子厂,专业电脑诊断卡生产厂家
   我厂于2011年7月正式启用全新改版,旧版页面不再更新请进入新页面
ENGLISH
联系我们
新版页面
首 页 | 公司简介 | 新闻资讯 | 产品展示 | 营销网络 | 人才招聘 | 信息反馈 | 客户服务  | 技术支持 |  奇冠社区
技术支持
Phoenix PCI

Code

Meaning

02

If the CPU is in protected mode turn on A20 and pulse the reset line; forcing a shutdown 0.

04

On a cold boot save the CPU type information value in the CMOS.

06

Reset DMA controllers. Disable videos. Clear pending interrupts from RTC. Setup port B register.

08

Initialise chipset control registers to power on defaults.

0A

Set a bit in the CMOS that indicates POST; used to determine if the current configuration causes the BIOS to hang. If so default values will be used on next POST.

0C

Initialise I/O module control registers.

0E

External CPU caches are initialised. Cache registers are set to default.

10/12/14

Verify response of 8742.

16

Verify BIOS ROM checksums to zero.

18

Initialise all three of 8254 timers.

1A

Initialise DMA command register. Initialise 8 DMA channels.

1C

Initialise 8259 interrupt controller to :ICW4 needed; Cascade and edge-triggered mode.

20

Test DRAM refresh by polling refresh bit in PORTB.

22

Test 8742 keyboard controller. Send self test command to 8742 and await results. Also read the switch inputs from the 8742 and write the keyboard controller command byte.

24

Set ES segment register to 4 Gb

26

Enable Address Line A20

28

Autosize DRAM

2A

Clear first 64K of RAM

2C

Test RAM address lines

2E

Test first 64K bank of memory consisting of a chip address line test and a RAM test.

30/32

Find true MHz value

34

Clear CMOS diagnostic byte (register E). Check RTC and verify battery has not lost power. Checksum the CMOS and verify it has not been corrupted.

36/38/3A

External cache is autosized and its configuration saved for enabling later in POST.

3C

Configure advanced cache features. Configure external cache's configurable parameters.

3E

Read hardware configuration from keyboard controller

40

Set system power-on speed to the rate determined by the CMOS. If the CMOS is invalid use a conservative speed.

42

Initialise interrupt vectors 0-77h to the BIOS general interrupt handler.

44

Initialise interrupt vectors 0-20h to proper values from the BIOS interrupt table.

46

Check copyright message checksum.

48

Check video configuration.

4A

Initialise both monochrome and colour graphics video adapters.

4C/4E

Display Copyright message.

50

Display CPU type and speed

52

Test for the self-test code if a cold start. When powered the keyboard performs a self-test and sends an AA if successful.

54

Initialise keystroke clicker during POST.

56

Enable keyboard

58

Test for unexpected interrupts. First do an STI for hot interrupts; secondly test NMI for unexpected interrupt. Thirdly enable parity checkers and read from memory checking for unexpected interrupt.

5A

Display prompt "Press F2 to Enter Setup"

5C

Determine and test the amount of memory available. Save the total memory size in the BIOS variable called bdaMemorySize.

5E

Perform address test on base memory. The following address lines are tested based on the memory size.

60

Determine and test the amount of extended memory available. Save the total extended memory size in the CMOS at CMOSExtended.

62

Perform an address line test on A0 to the amount of memory available. This test is dependent on the processor since the test will vary depending on the width of memory (16 or 32 bits). This test will also use A20 as the skew address to prevent corruption of the system memory.

68

External and CPU caches if present are enabled. Non-cacheable regions are configured if necessary.

6A

Display cache size on screen if non-zero.

6C

Display BIOS shadow status.

6E

Display the starting offset of the non-disposable section of the BIOS.

70

Check flags in CMOS and in the BIOS data area to see if any errors have been detected during POST. If so, display error messages on the screen.

72

Check status bits for configuration errors. If so display error messages on the screen.

74

Test RTC if the battery has not lost power. If the RTC is not running or the battery has lost powerset the incorrect time bit in register E of the CMOS.

76

Check status bits for keyboard errors. If so display error messages on the screen.

78

Check for stuck keys on the keyboard. If so display error messages on the screen.

7A

Enable keylock

7C

Set up hardware interrupt vectors

7E

Test coprocessor if present

80-82

Detect and install RS232 ports

84

Detect and install parallel ports

86-88

Initialise timeouts/key buffer/soft reset flag.

8A

Initialise extended BIOS data area and initialise the mouse.

8C

Initialise both floppy disks and display an error message if failure was detected. Both drives are checked so the appropriate diskette types are established in the BIOS data area.

8E

Hard disk autotype configuration

90

If the CMOS RAM is valid and intact and fixed disks are defined call the fixed disk init routine to initialise the fixed disk system and take over the appropriate interrupt vectors.

92-94

Disable A20 address line

96-98-

Scan for ROM BIOS extensions.

9E

Enable hardware interrupts

A0

Set time of day

A2

Set up NumLock indicator. Display a message if key switch is locked.

A4

Initialise typematic rate.

A6

Initialise hard disk autoparking.

A8

Erase F2 prompt.

AA

Scan for F2 key strokes.

AC

Check to see if SETUP should be executed.

AE

Clear ConfigFailedBit and InPostBit in CMOS.

B0

Check for POST errors

B2

Set/clear status bits to reflect POST complete.

B4

One beep.

B6

Check for password before boot.

B8

Clear global descriptor table (GDT).

BA

Initialise the screen saver.

BC

Clear parity error latch.

BE

Clear screen.

C0

Try to boot with INT 19

D0-D2

If an interrupt occurs before interrupt vectors have been initialised this interrupt handler will try to see if the interrupt caused was an 8259 interrupt and which one. If the interrupt is unknown, InterruptFlag will be FF. Otherwise it will contain the IRQ number that occurred

D4

Clear pending timer and keyboard interrupts, and transfer control to the double word address located at RomCheck.

D6-D8-DA

Return from extended block move.

BACK

 

联系我们 |  网站地图 |  常见问题解答 |  下载中心 |  奇冠代码 |  付款方式 |  奇冠淘宝店 |
粤ICP备05013424号
 
客服QQ:419508888  MSN:qiguan2009@hotmail.com  E-mail:P678@163.net
电话:0755-6128 5959 020-6113 1568
Copyright © 2002-2020 深圳(原广州)奇冠电子厂 All rights 管理